Cadence to collaborate with TSMC for design innovation with its 12FFC process
March 20, 2017
Source: ASM International
Cadence Design Systems Inc., San Jose, Calif., announces its collaboration with the Taiwan Semiconductor Manufacturing Co. (TSMC) to further advanced-node design innovation with TSMC's new 12nm FinFET Compact (12FFC) process technology. With Cadence digital and signoff solutions, custom/analog solutions and IP, system-on-chip, designers can use the 12FFC process to create emerging mid-range mobile and high-end consumer applications that require optimal power, performance, and area. Cadence is actively working with customers on early engagements with the 12FFC process.
In support of TSMC's new 12FFC process technology, Cadence digital and signoff and custom/analog tools have achieved the latest version of Design Rule Manual certification for the TSMC 12FFC process. A corresponding process design kit is also available for download. Additionally, Cadence has delivered a library characterization tool flow and is developing IP for customers migrating to the 12FFC process.
The Cadence digital and signoff tools provide floorplanning, placement, routing and extraction enhancements required for the 12FFC process technology. The Cadence custom/analog tools provide underlying support and capabilities that enable designers to improve productivity when compared with traditional, manual approaches as well as fast, accurate verification of 12FFC design performance and reliability
Industries and Applications | Electronics
Materials Testing and Evaluation | Microelectronic Failure Analysis