Failure analysis hardware enables system-level debug for 3D ICs

Researchers from Google, Mountain View, Calif., and Delft University of Technology, Netherlands, have developed a novel failure analysis hardware and sample preparation solution that enables system-level failure analysis on mobile 3D integrated circuits.