Advanced Semiconductor Engineering Inc., Taiwan, and Cadence Design Systems Inc., San Jose, Calif., announce that they have collaborated to release a System-in-Package (SiP) EDA solution that addresses the challenges of designing and verifying Fan-Out Chip-on-substrate multi-die packages.






